设为首页收藏本站

数字电视开发论坛

 找回密码
 注册

QQ登录

只需一步,快速开始

新浪微博登陆

只需一步, 快速开始

快捷登录

胜天工科技销售各种数字电视信号调制卡胜天工科技销售各种数字电视信号码流卡

【游客、新手、注册会员的区别】 【积分策略和会员晋级说明】 【发帖和附件上传规则】 【如何下载感兴趣的资料】 【如何获取梦游币】 【侵权资料处理及免责说明】
查看: 209|回复: 0

澜起科技诚聘高速数字设计英才!

[复制链接]
  • TA的每日心情
    难过
    前天 10:02
  • 签到天数: 1974 天

    [LV.Master]伴坛终老

    新浪微博达人勋

    发表于 2016-8-18 17:48:46 | 显示全部楼层 |阅读模式
    分享到:
    消息来自- 北京
    感谢您对澜起科技的关注与认可,澜起科技诚聘高速数字设计英才。国际领先技术,中国制造!如果觉得职位匹配可直接发送简历至邮箱(chao.zhou@montage-tech.com),如您身边有合适的朋友,也欢迎推荐。收到简历后,我们会尽快处理,谢谢!

    JOB TITLE:IC Design Engineer(Digital)
    JOB DESCRIPTION:
    -Micro-architecture definition/writing IC design spec;
    -RTL coding for logic modules;
    -Simulation/Verification of functionalities at both module level and top level;
    -Do module level synthesis / timing analysis;
    -Writing complete design/verification reports;
    -Silicon debug of the related module functionalities;
    -Writing test patterns for production tests.

    QUALIFICATION:
    -MSEE with minimum 2-year experience of digital design experience;
    -Relevant experience in high-speed and low power digital design is must;
    -Solid knowledge of digital design building blocks (eg. Data-path, Synchronizer, FIFO...);
    -Strong skills of Verilog RTL coding and verification and debug;
    -Hands on experience in EDA tools such as Cadence NC-Sim, Synopsys DC, PT, etc;
    -Relevant experience in DDR interface、flash design is a plus;
    -Self-motivated and team player.

    JOB TITLE: Senior IC Design Engineer(Digital)
    JOB DESCRIPTION:
    - Micro-architecture definition/writing IC design spec;
    - RTL coding for logic modules;
    - Simulation/Verification of functionalities at both module level and top level;
    - Do module level synthesis / timing analysis;
    - Writing complete design/verification reports;
    - Silicon debug of the related module functionalities;
    - Writing test patterns for production tests.

    QUALIFICATION:
    - Module-architecture definition/writing IC design spec;
    - MSEE with 5~6 year experience of digital design experience;
    - Relevant experience in high-speed and low power digital design is must;
    - Solid knowledge of digital design building blocks (eg. Data-path, Synchronizer, FIFO...);
    - Strong skills of Verilog RTL coding and verification and debug;
    - Hands on experience in EDA tools such as Cadence NC-Sim, Synopsys DC, PT, etc;
    - Relevant experience in DDR interface、flash design is a plus;
    - Self-motivated and team player.
    踩过的脚印
    您需要登录后才可以回帖 登录 | 注册 新浪微博登陆

    本版积分规则

    嗨!您好:
    欢迎来到数字电视开发论坛。
    我的名字叫梦梦
    很高兴能够为您服务!
    如果已经注册【立即登录】
    还没有账号请【注册】
    嗨!您好:
    欢迎来到数字电视开发论坛。
    我的名字叫梦梦
    很高兴能够为您服务!
    如果已经注册【立即登录】
    还没有账号请

    QQ|小黑屋|手机版|Archiver|数字电视开发网 ( 京ICP备16008897号-5   

    GMT+8, 2018-1-22 06:26 , Processed in 0.270371 second(s), 38 queries , Gzip On.

    Powered by Discuz! X3.1

    © 2001-2013 Comsenz Inc.

    快速回复 返回顶部 返回列表